This paper presents the work done to use industry and academic synthesis tools for the hardware-software codesign of reactive systems. I t emphasizes the hardware synthesis and design part by Linlung SIGNAL and VHDL.
1 Introduction L'HDL is now used in different synthesis tools as an input and/or output description language. This presents an ideal opportunity t o devclop tools vvith an easy access to various synthesis and C A D / C A E tools using VHDL as common platform.
The flexibility of VHDL allows description of architecture at different levels of abstraction (Ibehavioral, register transfer, or gate levels) and with various styles [4] . Synthesis tools depending on the input abstraction level use subsets of VHDL that can be mapped a.utomatically to architecture. An architecture (in a giver1 abstraction level) can be described with different styles. Not all description styles w d lead to an optimized design.
This parper describes the work done to develop linking methodologies between the SIGNAL [8] environment for specification, simulation and design of reactive, signal p r w cessing, and real-time applications, and synthesis tools and CAD/CAE environments using VHDL.
LVe describe first our motivations to use VHDL as an access language to various isynthesis tools. Then, a brief description of SIGNAL environment is given. T h e fourth and fifth sections deal with the VHDL generation method and the experimental environment.
Motivations
In our view, SIGNAL is used as L high level design language (front-end) and V H D L as an access medium for C A D / C A E tools. This fits in the general stream of Tog Down design environment and methodology for reactive systems, where parts of a rystem (or the whole) may be implemented in hardware. SIGNAL environment will definitely offer tools for hardware-software codesign including: specification, simulation, formal verification. hardware synthesis, software compilation, etc. Use of VHDL offers t h e possibility to use a wide number of synthesis took without loss of independence regarding the technology and CAD/CAE tools, and increasing design reuse.
T h e flexibility of VHDL permits to translate a SIG-NAL program a t different levels of abstraction (see Fig.   1 In the next section we will give an insight of the SIGNAL environment.
------------. --Brhavioral X : I1 2 2 I 2 3 I 24 2 5 2 6 ... ). More complex processes can be built using the commutative and associative composition operator "1". T h e SIGNAL environment consists of: a mixed schematic/textual program entry, a compiler, and generation tools (see Fig. ? )
/SIGNAL + Figure ? : SIGNAL environment
Link to VHDL synthesis tools
To m a p SIGNAL programs to VHDL some important points must be taken into account. SIGNAL is an abstract language that can describe behavior of a system or p r o p erties (constraints). T h e following SIGNAL statement: " X= when(X)", means that Xis always true (it is a property or a constraint, and not a function t h a t computes outputs given inputs and internal states). For synthesis purpose we require that SIGNAL programs to be translatable to VHDL must be executable (this can be checked using the compiler).
SIGNAL programs can be implemented as synchronous, asynchronous or mixed (synchronous and asynchronous) circuits. As most of the existing tools use synchronoui circuits, we will present in this section how we achieve the translation to VHDL for synchronous implementation.
Starting from SIGNAL executable programs, three t r l n sIations can be performed: behavioral, Register n u d e r , and structural. . . s e q u e n t i a l r e p r c s e n t a t i o i n of . .
Behavioral

Most of synthesis tools translate VHDL into a representation called C D F G (control d a t a flow graph). It r e p r c
. . s i g n a l assignments(<-)
where H is true if there is a transaction in any one of the ihputs. We use signal assignnnents (<=) once for each signal assigned in the process a t the end of the process. We calculate the values to be assigned using some synthesis tiools trke into account only a restricted form of the wait (e.g. wait until CON-DITION, where CONDITION is a boolean cxprusion on siKnds). Attributes like Ransaction and Delayed are prohibited. T h e translation of t h e synchronization described above is not suitable. We replace it by a condition set to true before the wait. memory management: in SIGNAL the delay o p erator (S k ) is optimized by the compiler in order to generate efficient code for simulatioin and execution of SIGNAL programs. This is done by a specific representation of past value of a sign a l and an efficient access to the delayed signal. This is misleading for synthesis, and for delay greater than 1, we have to change the r e p r t sentation of t h e delay in the intermediate graph generated by the compiier.
Register Transfer
In an RTL description the time is divided into intervals or steps of control. An RTL description specifies for each step the transfers to perform and the next control step to enter. To be synthesizable, an RTL VHDL description has to meet some restrictions. As different synthesis tools have different restrictions, we choose (for the moment) the most restrictive subset. Control ertractton: Another possible translation scheme will be to convert the initial SIGNAL specification into two processes: control and d a t a path. T h e difference with the previous scheme is that the control extraction is done in the SIGNAL environment and not in the RTL synthesis tool. T h e user can choose either the control extraction associated with each synthesls tool or use a unique one, implemented in the SIGXAL environment. T h e control extraction algorithm uses the set of boolean used for memory operator (the delay $ in SIGNAL). Given this set, We can use a simple constructive algorithm that computes the transition function. control function (from control to the d a t a path), and status function (from data path to control).
Structural
T h e structural translation converts a net of SIGNAL processes into a net of VHDL entities. Therefore, an o b vious one to one mapping, but useful when dealing with already implemented design (the corresponding V H D L w a generated), using different synthesis environments for different parts of a design, or for a bottom-up methodology.
Experimentation
The methodology described above is subject of ongoing development. We use three high level synthesis tools: Gaut. VSS, and AMICAL (see Fig. 4 ). Gaut [S] is a pipeline architecture synthesis tool, dedicated to signal processing applications under real-time execution constraints. AMICAL [7] and VSS(31 u e more general high level synthesis tools. Two commucid tools u e u d for RTL synthesis: Synopsys [P] and Compass[l] .
T h e user can choose to translate a SIGNAL progrun into behavioral, RTL or structural VHDL. T h e default is behavioral. For behavioral and RTL we check for the pouribiiity of translation of SIGNAL program to VHDL suitable for synthesis (data, clock, ..).
